I. INTRODUCTION
C HARACTERIZATION and simulation of MOS transistor mismatch is crucial for precision analog design. Mismatch models include two terms: 1) a size dependent and 2) a distance dependent term [1] . The distance dependent term can be compensated through layout techniques (such as common centroids [2] ), and is consequently less critical for precise analog design. In this letter, we will concentrate on the size dependent term. Usually, statistical characterization parameters are extracted independently for different regions of operation [1] , [3] . However, when very small transistor lengths are used and a very wide range of transistor sizes are considered, the traditional mismatch models provide poor fit between measured and predicted values. Parameters extracted for ohmic region do not predict correctly measurements for saturation, and vice versa. Consequently, for good mismatch prediction, a set of mismatch parameters had to be extracted for ohmic region, and another set for saturation. In this letter, we report on an extended mismatch model whose statistical parameters are extracted simultaneously from curves measured in the ohmic and saturation regions, and a unique set of five mismatch parameters is obtained valid for both regions of operation. As a result, an extraordinary fit between measured and predicted mismatch is obtained, for both regions of operation, and for a very wide range of transistor sizes, including minimum channel length transistors.
II. THE NEW MISMATCH MODEL
An acceptable strong inversion large-signal transistor model for mismatch is [1] , [3] (1) where in ohmic region; in saturation; current gain factor; zero-bias threshold voltage; bulk threshold parameter; mobility degradation parameter. However, for short-channel transistors, the effect of source and drain series resistance as well as carriers velocity saturation are important for mismatch, but are not modeled in (1) . The effect of drain and source series resistances can be included in (1) by replacing by and by . After neglecting high-order terms, an equation similar to (1) results in which has been substituted by (2) The effects of carriers velocity saturation can be introduced by dividing the right-hand side of (1) by [4] , [5] . Again, this can be approximated by replacing in (1) by (3) where both effects-series resistances and carriers velocity saturation-are included. Parameters and have been defined for convenience. Substituting (3) into (1) yields (4) 0741-3106/00$10.00 © 2000 IEEE Differentiating (4) yields the following mismatch model: (5) where the set of five mismatch parameters , , , , and characterizes transistor mismatch for any bias point. Note that is the mismatch in ohmic region for and is the mismatch in saturation. In order to characterize the five mismatch parameters , (5) needs to be measured in ohmic region (with ) to extract , and in saturation to extract .
III. MISMATCH CHARACTERIZATION RESULTS
A mismatch characterization chip including 30 different NMOS and PMOS transistor arrays of different sizes was fabricated in the ES2 1.0-m CMOS process [6] . 
First, the large-signal parameters and were extracted for each curve using nonlinear curve fitting techniques [7] . These parameters were used to compute the partial derivatives in (5) for each of the four measured curves. Afterwards, four versions of (5) were obtained, one for each of the curves in (6), and were fitted simultaneously to the measured data resulting in a unique set of mismatch parameters for each transistor pair valid for saturation and ohmic regions. Statistical characterization of these five parameters results in five standard deviations and ten correlation coefficients for each transistor size, which can be used to predict the current mismatch variance correlation terms.
(7) Table I shows the extracted large-signal values for and for all NMOS transistor sizes. Fig. 1 compares the measured values of (shown with symbols) with those predicted by (7) for the four measured curves of (6), for all 30 NMOS transistor sizes. As can be seen, the agreement between measured and predicted mismatch is excellent. Such agreement cannot be achieved using conventional mismatch models for such a wide range of transistor sizes, including short-channel (1 m) transistors.
In order to compare with other models, Fig. 2 shows for NMOS transistors of size µm, m, for all four measured curves. Circles are measured values. Continuous lines are predicted values using the model proposed in this letter, including all correlation coefficients. Dashed lines are predicted with the same model, but considering only the three most relevant correlation coefficients . Dotted lines correspond to extracting only for ohmic region, and use the resulting (without correlation coefficients) to predict in both ohmic and saturation regions. This is the method used by Pelgrom [1] . Dashed-dotted lines correspond to extracting for both regions, and use the resulting (without correlation coefficients) to predict in both regions. Lines with little squares correspond to extracting in saturation, and use the resulting (and correlation coefficients) to predict in both regions [3] . Lines with little triangles are the same but extracting in ohmic region. And finally, lines with diamonds are the same but extracting for both regions.
